Digital Circuit Lab Experiment 2

(Mar 2013 - Apr 2013)
Find out the port naming mapping. Implement several functionalities on FPGA and find out several ways to optimize its performance.​​​

Leave a Reply

Your email address will not be published. Required fields are marked *